'درم.	-2			CA - Cia	e . cc	OMPLETE IF KNOWN
	-	•		CHIT .	Application Number:	10/612,840
	•		DISCLOSURE	01.10	Art Unit No.:	2631
				DEL O	بخ Filing Date:	July 3, 2003
		Form PTO-14	I49 (Modified) 💘	.	First Named Inventors:	Yongsam Moon et al.
		Form PTO-14 (Use several she	ets if necessary)	CATA TRACE	Examiner:	To be assigned
	_					
Sł	neet	1	of	2	Attorney Docket No.	59472-8086.US03

					l	J.S. PATENT DOCUMENTS			
Examiner	Cite No	te		Patent or Application Kind Code R (if known)		Name of Patentee or Inventor of Cited Document	Date of Publication or Filing Date of Cited Document	Pages, Columns, Lines, Where Relevant Passages Relevant Figures Appear	
	+-	_}			+				
					FOF	REIGN PATENT DOCUMENTS			
Examiner Initials*	Cite No.	Fore	ign Patent or	Kind	n Code	Name of Patentee or Applicant of Cited Document	Date of Publication or Filing Date of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	т
		-			-				\perp
			OTUE	D DDIO	D A D	T NON DATENT LITEDATURE C	OCUMENTS		
Examiner Initials*	Cite No.	OTHER PRIOR ART-NON PATENT LITERATURE DOCUMENTS Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume issue number(s), publisher, city and/or country where published.						т	
LW	Α		nterleave			ai, and W. Song, "A 622Mb/s C ector Array," in <i>IEEE ISSCC Di</i>			
ΓM	В	Overs	Fiedler, R. Mactaggart, J. Welch, and S. Krishnan, "A 1.0625 Gbps Transceiver with 2x-Oversampling and Transmit Signal Pre-Emphasis," in <i>IEEE ISSC Dig. Tech. Papers</i> , Feb. 1997, pp. 238-239.						
LW	С	Jitter S	R. Gu, J. M. Tran, HC. Lin, AL. Yee, and M. Izzard, "A 0.5 – 3.5Gb/s Low-Power Low- Jitter Serial Data CMOS Transceiver," in <i>IEEE ISSCC Dig. Tech. Papers</i> , Feb. 1999, pp. 352-353.						
TM	D	CMOS	T. H. Lee, K. S. Donnelly, J. T. C. Ho, J. Zerbe, M. G. Johnson, and T. Ishikawa, "A 2.5 V CMOS Delay-Locked Loop for an 18 Mbit, 500 Megabyte/s DRAM," <i>IEEE J. Solid-State Circuits</i> , Vol. 29 (12/1994), pp. 1491-1496.						
LW	E		Efendovich, Y. Afek, C. Sella, and Z Bikowsky, "Multifrequency Zero-Jitter Delay-Locked Loop," IEEE J. Solid-State Circuits, Vol. 29, No. 1 (1/1994), pp. 26-70.						


EXAMINER	DATE CONSIDERED							
/Lawrence Williams/ (11/16/2006)								
*EXAMINER: Initial if reference considered, whether or not criteria is in conformance with MPEP 609. Draw line through citation if not in conformance and no								

considered. Include copy of this form with next communication to application(s).

ينه ل			Q & JC10	CC	MPLETE IF KNOWN
_		/c) MIG	Application Number:	10/612,840
	INFORMATION			Art Unit No.:	2631
	STATEMENT BY	\	DEC O,	Filing Date:	July 3, 2003
	Form PTO-144	9 (Modified) 🔪	Ø.	First Named Inventors:	Yongsam Moon et al.
	Form PTO-144 (Use several shee	ts if necessary)	PART & TRAIN	Examiner:	To be assigned
Sheet	2	of	2	Attorney Docket No.	59472-8086.US03

					U	S. PATENT DOCUMENTS			
Examiner	Cite No		S. Patent or A	Application Kind Coo (if know		Name of Patentee or Inventor of Cited Document	Date of Publication or Filing Date of Cited Document	Pages, Columns, Lines Where Relevant Passage Relevant Figures Appe	es or
					FOF	REIGN PATENT DOCUMENTS			
Examiner Initials*	Cite No.	Fore	eign Patent o	Kind		Name of Patentee or Applicant of Cited Document	Date of Publication or Filing Date of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	Т
			ОТН	ER PRIO	R AR	Γ-NON PATENT LITERATURE D	OCUMENTS		
Examiner Initials*	Cite No.	(b	Include na ook, magaz	ame of the a ine, journal,	uthor (serial,	in CAPITAL LETTERS), title of the article symposium, catalog, etc.), date, page(s), and/or country where published.	(when appropriate) volume issue num), title of the item ber(s), publisher, city	т
ΓM	F		S. Sidiropoulos, and M. A. Horowitz, "A Semi-Digital Dual Delay-Locked Loop," <i>IEEE J. Solid-State Circuits</i> , Vol. 32, No. 11, (11/1997), pp. 1683-1692.						
LW	G	Locke	Y. Moon, J. Choi, K. Lee, DK. Jeong, and MK Kim, "An All-Analog Multiphase Delay-Locked Loop Using a Replica Delay Line for Wide-Range Operation and Low-Jitter Performance," <i>IEEE J. Solid-State circuits</i> , Vol. 35, (3/2000), pp. 377-384.						
LW	н	Lock F	lan A. Young, J. K. Greason, and K. L. Wong, "A PLL Clock generator with 5 to 100 MHz of Lock Range for Microprocessors", <i>IEEE Journal of Solid-State Circuits</i> , Vol. SC-27, (11/1992), pp. 1599-1607.						

EXAMINER /Lawrence Williams/ (11/16/2006)	DATE CONSIDERED
*EXAMINER: Initial if reference considered, whether or not criteria is in conformation of the considered. Include copy of this form with next communication.	mance with MPEP 609. Draw line through citation if not in conformance and not



of

1

COMPLETE IF KNOWN							
Application Number	10/612,840						
Confirmation Number	6861						
Filing Date	July 3, 2003						
First Named Inventor	Yongsam Moon						
Group Art Unit	2631						
Examiner Name	Not Assigned						
Attorney Docket No.	59472-8086.US03						

					U.S. PATENT DOCUMENTS			
Examiner Initials*	Cite No.		ent or Applicatio Kind C (if kn	Code	Name of Patentee or Inventor of Cited Document	Date of Publication or Filing Date of Cited Document	Pages, Columns, Line Where Relevant Passage Relevant Figures Appe	es or
LW		6,437,61	19		Okuda et al.	08/2002		
· LW		6,442,22	25		Huang	06/14/99]	
LW		6,667,64	43	1	Ko, Myeong-lyong	12/2003		
LW		6,683,93	30	1	Dalmia	12/23/99		
ΓM		6,700,94	14	(Chlipala et al.	05/30/00		
·				FO	REIGN PATENT DOCUMENTS			
Examiner Initials*	Cite No.				Name of Patentee or Applicant	Date of Publication or Filing Date of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	Т
	Т				RT-NON PATENT LITERATURE or (in CAPITAL LETTERS), title of the article		title of the item	_
Examiner Initials*	Cite No.	(book	, magazine, jouri	nal, seria	al, symposium, catalog, etc.), date, page(s), and/or country where published.	volume issue number	r(s), publisher, city	Т
		•						-

EXAMINER		DATE CONSIDERED						
/Lawrer	nce Williams/ (11/16/2006)							
*EXAMINER:	Initial if reference considered, whether or not criteria is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to application(s).							

SUPPLEMENTAL INFORMATION DISCUSSURE STATEMENT BY APPLICANT FORM PTO-1449 (Modified)

1

Sheet

Form PTO-1449 (Modified) (Use several sheets if necessary)

of

1

છે.	COMPLETE IF KNOWN							
Application Number	10/612,840							
Confirmation Number	6861							
Filing Date	July 3, 2003							
First Named Inventor	Yongsam Moon							
Group Art Unit	2631							
Examiner Name	Not Assigned							
Attorney Docket No.	59472-8086.US03							

					l	J.S. PATENT DOCUMENTS			
Examiner Initials*	Cite No.	,	S. Patent or A	Application Kind Cod (if know		Name of Patentee or Inventor of Cited Document	Date of Publication or Filing Date of Cited Document	Pages, Columns, Lines Where Relevant Passage Relevant Figures Appe	s or
LW		4,77	3,085		\top	Cordell	09/20/88		
LW		4,59	4,564		1	/arborough	06/10/86		
LW		4,97	0,581			O'Gwynn	11/13/90		
LW		5,96	6,030			Schmitt, et al.	10/12/00		
	+	 			-		-		
	 				+				
					FO	REIGN PATENT DOCUMENTS			
Examiner Initials*	Cite No.	Fore	eign Patent o	Kind	Code	Name of Patentee or Applicant of Cited Document	Date of Publication or Filing Date of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	T
									<u> </u>
					_				+
					-				╂_
	<u> </u>	<u> </u>	OTHE	R PRIO	RAR	T-NON PATENT LITERATURE	DOCUMENTS		1
Examiner Initials*	Cite No.		Include r	ame of the	author	r (in CAPITAL LETTERS), title of the article d, symposium, catalog, etc.), date, page(s), and/or country where published.	(when appropriate),	title of the Item r(s), publisher, city	т
						.4			
					_				\vdash

EXAMINER /Lawrence	e Williams/ (11/16/2006)	DATE CONSIDERED					
*EXAMINER:	Initial if reference considered, whether or not criteria is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to application(s).						